rtyler
/
ctags
1
0
Fork 0
Code Issues Pull Requests Releases Wiki Activity
ctags/Test/bug2747828.v

2 lines
35 B
Verilog
Raw Permalink Blame History

parameter ramaddr_0 = {1'b1,9'd0};
Reference in New Issue View Git Blame Copy Permalink